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Abstract— Adiabatic logic is architecture design style which 
seems to be a good candidate to reduce the power consumption of 
digital cores. One key difference is that the power supply is also 
the clock signal. A lot of work on different adiabatic logic families 
has been done but the impact of the power supply and the power-
clock network still remains to be studied.  In this paper, we 
investigate the power-clock network effect on adiabatic energy 
dissipation.  We derive closed-form analytical formulas to 
represent the output signal voltage and energy dissipation while 
taking into account the parasitic impedance of the power-clock 
network with respect to switching frequency such that adiabatic 
conditions are still met. Experiments, based on simulation, show 
that the power-clock network impacts both the energy efficiency 
of the circuit and its frequency. 
Keywords—Adiabatic Logic, Power-Clock Distribution Network, 
Power Efficiency 
I.  INTRODUCTION  
The power consumption in electronics system is one of the 
main concerns both in embedded systems and high performance 
computing. There are many research and industrial efforts that 
look into methods for reducing power consumption. They can 
mainly be categorized into three main axes: novel technologies 
and devices, circuit- and system-level design and new 
architecture design style. 
Adiabatic logic is a different design style to build a digital 
circuit in order to reduce power dissipation. Although the 
principle is known for decades [1-5], CMOS-based adiabatic 
logic suffers non-negligible leakage power dissipation due to 
MOSFET devices. These devices introduce non-adiabatic losses 
which detriment overall energy efficiency of adiabatic logic. 
Additionally, frequency achieved in adiabatic circuits is far 
lower than in conventional CMOS logic [6,7].  
Aggressive scaling of bulk MOSFETs have also introduced 
effects such as short channel effects and increased leakage 
currents. Current advancements in integration technology and 
novel devices have brought again interest on adiabatic logic. 
Novel devices such as nano-electro-mechanical switches 
(NEMS), carbo nanotube based field effect transistors 
(CNTFETs) or vertical slit field effect transistors (VESFETs) 
are potential replacements of MOSFETS to further reduce non-
adiabatic energy dissipation and achieve higher switching 
frequencies [7,8]. Thanks to these novel switches, the adiabatic 
logic may be a promising alternative for ultra-low power circuit 
design. 
Adiabatic logic can be supplied by both inductive and 
capacitive power supply. The energy efficiency is dependent of 
the efficiency of the power-clock supply. We can rely on several 
studies which has shown its impact on the conventional logic 
[9]. 
Similarly, power delivery networks have also been a lot 
studied due to its impact on the energy efficiency [10]. As the 
power-clock networks deliver both the supply and the clock 
signal, they even play a more important role on the adiabatic 
energy efficiency. Parasitic impedance of power-clock networks 
can hamper the overall energy efficiency and also it may prompt 
to lowering switching frequency such that the logic functions in 
adiabatic conditions. It is the objective of this paper to show the 
impact of the network parasitic resistance and derive analytical 
formulas to quantify its effect on energy efficiency. The rest of 
this paper is organized as follows: in section II, we introduce 
adiabatic logic. In section III, we describe the models utilized on 
this work. Then, in section IV, we present our analysis for 
computing energy dissipation. Section V concludes this paper. 
II. INTRODUCTION OF ADIABATIC LOGIC 
In this section, we will introduce the concepts to understand 
how the adiabatic logic works. 
A. Adiabatic Charging 
The adiabatic logic is based on the optimal way to charge a 
capacitor: using a voltage ramp [11]. When a logic gate is active, 
it can be described as the equivalent resistor, RGATE, between the 
output and the supply input which is charging the equivalent 
load capacitor of the next gate, C. Thus, the energy lost during 
the charge is: 
𝐸𝐶𝐻𝐴𝑅𝐺𝐸 = ∫ 𝑅𝐺𝐴𝑇𝐸𝑖(𝑡)
2𝑑𝑡
𝑇
0
                          (1) 
where T is the ramp time of the power-clock supply voltage VΦ. 
To maintain the adiabatic conditions, the capacitor voltage 
should be equal to the supply voltage, hence T >> RGATEC. Thus, 
the stored charge is Q(t)=CVΦ(t). The flowing current is constant 
in the adiabatic conditions, so it can be write as i(t)=I=ΔQ/ΔT 
and the dissipated energy for charging C is as: 
𝐸𝐶𝐻𝐴𝑅𝐺𝐸 =
𝑅𝐺𝐴𝑇𝐸𝐶
𝑇
𝐶𝑉𝐷𝐷
2                                            (2) 
where VDD is the maximum value of VΦ. 
It can be easily shown that the same energy loss occurs to 
discharge the capacitor. Then, the total adiabatic energy loss is 
as: 
𝐸 = 2
𝑅𝐺𝐴𝑇𝐸𝐶
𝑇
𝐶𝑉𝐷𝐷
2                                            (3) 
B. Adiabatic Logic Gate 
The structure of an adiabatic gate differs from the 
conventional gates. Any adiabatic gate delivers the result of the 
function and its inverse as illustrated in Fig.1a.  
Besides, there are additional transistors required to create the 
inverse and maintain the signal, e.g. the positive feedback 
adiabatic logic, PFAL buffer shown in Fig.1b. PFAL logic is one 
of the commonly logic use due to its high energy savings. 
However, the adiabatic logic has a lot of families differentiated 
by presence of the inverse function, number of clock phases and 
how the gates are connected. 
The other difference is the number of signal needed to drive 
an adiabatic circuit. For conventional logic, there are the supply 
voltage, ground, and a clock signal while for most of adiabatic 
logic families, there is a need of four 4-phase power-clock 
signals and ground.  
 
C. Adiabatic Logic Functioning  
In order to define a circuit as an adiabatic circuit, it has to 
satisfy two conditions: 1) the switches have to stay ON when the 
current is flowing and 2) current has to remain constant, i.e. the 
ramp time has to be long enough. This leads to the condition T 
>> RGATEC. 
Another property of the adiabatic logic is that the activity 
factor is always one. Indeed, as the gate delivers both the result 
of the function and its inverse, the gate is always on. 
Adiabatic logic power-clock signal has four phases: 
evaluation (E), hold (H), recovery (R) and waiting (W). The 
power clock signal is shown in Fig.1d. During the evaluation 
time, the power clock voltage ramps up from 0 to VDD. Then, in 
the hold phase, the power clock is maintained at VDD. In the 
recovery phase, the power clock voltage ramps down to 0. 
Finally, the power clock remains at 0 during the waiting phase 
which is required to ensure a symmetrical signal. 
If the result of the function is the logic state ‘1’, then the 
capacitor voltage will follow VΦ, otherwise it will remain at 
zero. 
III. ENERGY EFFICIENCY MODELING 
A. Modeling of the Energy Loss Considering Parasitics of 
Power-Clock Network 
Power-clock network (PCN) can be designed in a tree, mesh 
or hybrid mesh-tree type topology. PCN interconnects can be 
represented by their parasitic inductance, capacitance and 
resistance with respect to their geometries. In this work, we take 
into account their parasitic resistance only as the capacitive and 
inductive effect can be ignored for a first order model. Thus the 
total resistance of the charging capacitor is as: 
  𝑅 = 𝑅𝐺𝐴𝑇𝐸 + 𝑅𝑃𝐶𝑁                              (4) 
where RPCN is the PCN parasitic resistance. The complete model 
is presented in Fig.1c. Including the total resistance R, the energy 
dissipated by the charging and the discharging of a single gate is 
as: 
𝐸𝐴𝐿𝑃𝐶𝑁 = 2
𝑅𝐶
𝑇
𝐶𝑉𝐷𝐷
2                                     (5) 
(5) is valid as long as the adiabatic condition T >> RC is met. 
Otherwise, it will lead to non-adiabatic losses which lower the 
energy saving.  
B. Voltage and Energy Loss Equations 
This section describes the capacitor voltage and the energy 
consumed by an adiabatic logic gate regardless at the ramp time. 
The capacitor voltage follows the first order differential 
equation: 
𝑅𝐶
𝑑𝑉𝐶(𝑡)
𝑑𝑡
+ 𝑉𝐶(𝑡) = 𝑉𝛷(𝑡)                               (6) 
1) Evaluation Phase 
During the evaluation phase, VΦ is ramping up to reach VDD 
at time by T1. Using (6) and VC(T0) = 0, VC is defined as: 
𝑉𝐶(𝑡) =  
𝑡−𝑇0
𝑇𝐸𝑉
𝑉𝐷𝐷⏟    
𝑉𝛷(𝑡)
+
𝑅𝐶
𝑇𝐸𝑉
𝑉𝐷𝐷 (𝑒
−
𝑡−𝑇0
𝑅𝐶 − 1) , 𝑇0 ≤ 𝑡 ≤  𝑇1    (7)       
where TEV is the duration of the evaluation (shown in Fig.1d). 
Then, the energy loss during the evaluation time, calculated 
between T0 and T1, is as:                        
𝐸𝐸𝑉 =
𝑅𝐶
𝑇𝐸𝑉
𝐶𝑉𝐷𝐷
2 −
3
2
(
𝑅𝐶
𝑇𝐸𝑉
)
2
𝐶𝑉𝐷𝐷
2  
+(
𝑅𝐶
𝑇𝐸𝑉
)
2
𝐶𝑉𝐷𝐷
2 𝑒
−𝑇𝐸𝑉
𝑅𝐶 (2 −
1
2
𝑒
−𝑇𝐸𝑉
𝑅𝐶 )             (8) 
If TEV is not long enough, VC cannot reach VDD. So we have 
introduced VEVF which is VC voltage level at time T1: 
𝑉𝐸𝑉𝐹 = 𝑉𝐶(𝑇1) =  𝑉𝐷𝐷 −
𝑅𝐶
𝑇𝐸𝑉
𝑉𝐷𝐷(1 − 𝑒
−
𝑇𝐸𝑉
𝑅𝐶 )       (9)    
    
 
Fig. 1: (a) Adiabatic Logic Gate, (b) PFAL buffer, (c) RC modeling of one 
gate and power clock network, (d)  Voltage and current of the power clock 
signal  
 
2) Hold Phase 
The hold phase occurs between T1 and T2. If the circuit is not 
in an adiabatic condition, the capacitor will charge while VΦ will 
stay at VDD. Thus, using (6) and VC(T1) = VEVF, VC is as: 
𝑉𝐶(𝑡) = 𝑉𝐷𝐷⏟
𝑉𝛷(𝑡)
− (𝑉𝐷𝐷 − 𝑉𝐸𝑉𝐹)𝑒
−
𝑡− 𝑇1
𝑅𝐶 ,  𝑇1 ≤ 𝑡 ≤  𝑇2    (10) 
Then, the energy loss during the hold phase, EH is as: 
𝐸𝐻 =
1
2
𝐶𝑉𝐷𝐷(𝑉𝐷𝐷 − 𝑉𝐸𝑉𝐹)(1 − 𝑒
−2𝑇𝐻
𝑅𝐶 )         (11) 
where TH is the duration of the hold phase. In the worst case, 
capacitor is not fully charged after the hold phase, we introduce 
VHF representing the capacitor voltage at T2: 
𝑉𝐻𝐹 = 𝑉𝐷𝐷 − (𝑉𝐷𝐷 − 𝑉𝐸𝑉𝐹)𝑒
−𝑇𝐻
𝑅𝐶                    (12) 
3) Recovery Phase 
The recovery occurs between T2 and T3. During the recovery 
phase, the power supply voltage ramps down. Using (6) and 
VC(T2) = VHF, VC is determined as: 
𝑉𝐶(𝑡) =
𝑇3 − 𝑡
𝑇𝑅𝐸𝐶
𝑉𝐷𝐷
⏟      
𝑉𝛷(𝑡)
+
𝑅𝐶
𝑇𝑅𝐸𝐶
𝑉𝐷𝐷 (1 − 𝑒
−
𝑡− 𝑇2
𝑅𝐶 )
− (𝑉𝐷𝐷 − 𝑉𝐻𝐹)𝑒
−
𝑡− 𝑇2
𝑅𝐶 ,  𝑇2 ≤ 𝑡 ≤   𝑇3   (13) 
       
where TREC is the duration of the recovery phase. It leads to 
consumed energy EREC: 
𝐸𝑅𝐸𝐶 = 𝑘1
𝑅𝐶
𝑇𝑅𝐸𝐶
𝐶𝑉𝐷𝐷
2 + 𝑘2
𝑅𝐶
𝑇𝑅𝐸𝐶
𝐶𝑉𝐷𝐷(𝑉𝐷𝐷 − 𝑉𝐻𝐹) 
+𝑘3
1
2
𝐶(𝑉𝐷𝐷 − 𝑉𝐻𝐹)
2                               (14) 
where 𝑘1 = 1 −
3
2
𝑅𝐶
𝑇𝑅𝐸𝐶
+
𝑅𝐶
𝑇𝑅𝐸𝐶
𝑒
−𝑇𝑅𝐸𝐶
𝑅𝐶 (2 −
1
2
𝑒
−𝑇𝑅𝐸𝐶
𝑅𝐶 )     
𝑘2 = (1 − 𝑒
−𝑇𝑅𝐸𝐶
𝑅𝐶 (2 − 𝑒
−𝑇𝑅𝐸𝐶
𝑅𝐶 )) 
𝑘3 = (1 − 𝑒
−2𝑇𝑅𝐸𝐶
𝑅𝐶 ) 
As the capacitor might not be fully discharged when the 
recovery phase is over, we introduce VRECF as the capacitor 
voltage at T3.  
𝑉𝑅𝐸𝐶𝐹 =
𝑅𝐶
𝑇𝑅𝐸𝐶
𝑉𝐷𝐷 (1 − 𝑒
−𝑇𝑅𝐸𝐶
𝑅𝐶 ) − (𝑉𝐷𝐷 − 𝑉𝐻𝐹)𝑒
−𝑇𝑅𝐸𝐶
𝑅𝐶      (15) 
4) Waiting Phase 
The waiting phase occurs between T3 and T4. Finally, the 
capacitor is fully discharged during the waiting time. Using (6) 
and VC(T3) = VRECF, VC is determined as: 
      𝑉𝐶(𝑡) = 𝑉𝑅𝐸𝐶𝐹𝑒
−
𝑡− 𝑇3
𝑅𝐶 ,          𝑇3 ≤ 𝑡 ≤  𝑇4            (16)                  
The difference between the others phases is that the final 
capacitor voltage is zero due to the reset which is mandatory in 
order to insure the logic function of the gate. Thus, EW, the 
energy loss during the waiting phase is as: 
𝐸𝑊 =
1
2
𝐶𝑉𝑅𝐸𝐶𝐹
2                                    (17) 
 The dissipated energy for one clock cycle, ETOT, is given by: 
𝐸𝑇𝑂𝑇 = 𝐸𝐸𝑉 + 𝐸𝐻 + 𝐸𝑅𝐸𝐶 + 𝐸𝑊                   (18) 
5) Model Validation 
The model is developed in MATLAB and has been validated 
by comparing it to HSPICE simulations. In Fig.2, the model 
capacitor voltage is compared to the HSPICE capacitor voltage 
for a ramp time of 104×RGATEC and a RPCN of 0.1×RGATE with 
RGATE=10kΩ, C=1fF and VDD=1V. These parameters’ values 
have been taken randomly in order to validate the model 
regardless the adiabatic conditions. 
IV. PCN Impact on the Energy Efficiency 
In this section, we derive the impact of PCN on energy 
efficiency for a single adiabatic logic gate. We use clock period 
parameters as T = TEV = TH = TREC = TW in order to represent the 
clock properties of the most of the adiabatic logic families, 
VDD=1V, RGATE=10kΩ and C=1fF; to represent a gate model in 
45nm-CMOS technology. 
In Fig.3, the energies calculated from different expressions 
are shown against the total PCN resistance for a ramp time of 
100×RGATEC i.e. T=10ns which is a usual value for adiabatic 
logic designs. For a given T, we introduce three boundaries in 
order to help designers to find the optimal resistance considering 
their constraints.  
  
 
 
Fig. 3: Energy loss and VHF against the total PCN resistance 
 
 
Fig.2: analytical equation resolution vs electrical simulation for the 
capacitor voltage 
 
 With R5 as the maximum resistance, the total energy loss is 
5% higher than the energy dissipated without power-clock 
network i.e. the expression defined in (3). Designers can change 
this constraint to operate at a higher frequency or to save more 
energy. 
 With R999 as the maximum PCN resistance, we impose a 
constraint on VHF in order to have the load capacitor fully 
charged. As R999 is 19 times higher than RGATE, this value is 
never reach in practice. It means the output will always be at VDD 
during the hold phase which ensure the working of the adiabatic 
circuit. 
 With RCRIT as the maximum resistance, the circuit will 
dissipate the same energy than using the conventional logic 
which means there is no point to use the adiabatic logic. The 
conventional logic energy loss is actually lowered by the activity 
factor of the circuit whereas the adiabatic logic energy loss is 
not. This is why designers have to pay a particular attention to 
the activity factor of the circuit in order to ensure that the circuit 
dissipate less energy than with conventional logic. 
 Regardless the chosen maximum resistance between these 
constraints, ETOT defined in (18) is lower than EALPCN defined in 
(5) because the negative term (
𝑅𝐶
𝑇
)
2
in (9) and (14) is 
predominant. It means EALPCN can be used as a worst estimation 
of the total energy loss. Using EALPCN, we directly derive an 
expression coupling the maximum tolerated PCN resistance, 
RPCNT, RGATE, and the maximum tolerated increase of the energy 
loss, APCN: 𝑅𝑃𝐶𝑁𝑇 = 𝐴𝑃𝐶𝑁𝑅𝐺𝐴𝑇𝐸 . APCN is linked to the constraint 
on the resistance, e.g. if designers choose R5, APCN will be 0.05.  
Despite the power mesh optimization to reduce the PCN, the 
maximum PCN resistance can be higher than RPCNT given by the 
previous paragraph. In order to compensate a highest PCN 
resistance, the ramping time has to be increased. Using (5), we 
introduce the minimum needed ramping time, TMIN which is 
defined as follow: 
𝑇𝑀𝐼𝑁 =
1
1+𝐴𝑃𝐶𝑁
(1 +
𝑅𝑃𝐶𝑁𝑀
𝑅𝐺𝐴𝑇𝐸
)𝑇                    (19) 
Once TMIN is determined, the energy dissipated by one gate, 
EGATE is as: 
𝐸𝐺𝐴𝑇𝐸 =
𝑇
𝑇′
(1 +
𝑅𝑃𝐶𝑁
𝑅𝐺𝐴𝑇𝐸
)𝐸                         (20) 
where T’ is the maximum between TMIN and T, RPCN is the 
resistance of the PCN for this gate and E is the energy loss for 
one gate defined in (3). 
 This model validates the use of expression (5) as the total 
energy loss. (5) allows a quantitative answer on the tolerated 
parasitic resistance of the PCN without disrupting adiabatic 
conditions and gives the minimum ramping time in order to meet 
the adiabatic conditions for a given PCN resistance. 
V. CONCLUSION 
In this paper, we investigate the impact of the power-clock 
network on the energy efficiency of an adiabatic circuit. We 
present analytical models for computing the dissipated energy in 
order to determine the maximum resistance of Power-Clock 
Network (PCN) for a given frequency such that adiabatic 
conditions are met. This model gives the energy loss no matter 
i.e. the model is valid whatever the PCN resistance is. Based on 
mathematical simulations, we fix a constraint on the maximum 
PCN resistance in order to quantify the impact of the PCN on 
the energy loss. As the commonly used energy adiabatic logic 
loss (5) is always a worst estimation of the energy loss derived 
from the model (18), (5) can be used to directly derive the 
maximum tolerated PCN resistance and its minimum ramping 
time. Then, the overall impact of the power-clock network is the 
ratio between the sum of the gate resistance and the PCN 
resistance, and the gate resistance times the ratio between the 
targeted frequency and the actual switching frequency. In order 
to enhance the model, PCN parasitic and decoupling capacitors 
can be added in order to quantify their impact on the energy 
efficiency of the circuit. 
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